Argonne Innovations in Computing

From AVIDAC to Aurora ... and everything in between

Argonne has always been a leader in computing innovation.

Complementing theoretical and experimental research, **computation** is a third pillar of science—revolutionizing how scientists learn, experiment, and theorize.







Welcome to the World of HPC


Michael E. Papka

Senior Scientist / Argonne Distinguished Fellow and Division Director, Argonne Leadership Computing Facility Deputy Associate Laboratory Director, Computing, Environment and Life Sciences, Argonne National Laboratory

Warren S. McCulloch Professor of Computer Science, University of Illinois Chicago UIC



Department of Energy National Laboratories



Department of Energy User Facilities

FY 2024
28 scientific user facilities
>39,500 users


























































Department of Energy ASCR Facilities

- Enable World-Class Scientific Discovery Provide cutting-edge supercomputing, data, and networking (via ESnet) that empower breakthrough research across disciplines, from materials science to climate modeling.
- Advance Computational Science and Algorithms Drive the development of next-generation computational methods, algorithms, and software to solve complex scientific and engineering problems.
- Deliver Capability and Capacity for National Priorities Balance leadership-class facilities (LCFs) for the largest, most complex simulations (capability) with centers like NERSC supporting broad, high-throughput workloads (capacity), all underpinning U.S. national security, energy, and innovation.
- Support and Grow Diverse Research Communities Serve thousands of users across national labs, universities, and industry, accelerating discovery through open access, partnerships, and community engagement.
- Push the Frontiers of Exascale, AI, and Quantum Lead the exploration of exascale computing, artificial intelligence, quantum computing, and ultra-fast networking to shape the future of scientific computing.











A Brief History of Supercomputing

The history of HPC is among the most dramatic instances of human achievement through scientific discoveries and engineering innovations.

— Thomas Sterling et. al. High Performance Computing: Modern Systems and Practices





A Brief History of Supercomputing

- In a single lifetime, the capability of supercomputers has gained a growth factor of more than 10 trillion (10,000,000,000,000)
- HPC has seen performance gains at the rate of 200x each decade
- Changes in architecture enabled by new emergent technologies (vacuum tubes to transistors, spinning disk to solid state drives)
- Nine major periods mark HPC history
- Automated calculators through mechanical technologies
 - von Neumann architecture in vacuum tubes
 - Instruction-level parallelism
 - Vector processing and integration
 - Single-instruction multiple data array
 - Communicating sequential processors and very large-scale integration
 - Multicore petaflops
 - Heterogeneous exaflops
 - Quantum

Automated Calculators through Mechanical Technologies






Images: Left image is the Jacquard loom in the *Making It* gallery in the <u>National Museum of Scotland</u> and the right image a collection of punch cards from that loom.

Automated Calculators through Mechanical Technologies



Image: Harvard Mark I, 50 feet long and containing some 750,000 components, was used for calculations during World War II

von Neumann Architecture in Vacuum Tubes



Wikipedia: Colossus Mark II code-breaking computer being operated by Dorothy Du Boisson (left) and Elsie Booker (right) in 1943

von Neumann Architecture in Vacuum Tubes




Image: Colossus Front view of the Colossus rebuild by Tony Sale between 1993 and 2008

Instruction-level parallelism



Wikipedia: CDC6600 computer with operator console in foreground

Vector Processing



Wikipedia: Cray 1 (left) and Cray X-MP (right)

Massively Parallel



Wikipedia: CM-2 built by Thinking Machines Corporation

Communicating Sequential Processors and VLSI



Images: The Intel Paragon at Computer History Museum (left) and Thomas Sterling in front of NASA Beowulf system (right)

Exascale

Enabling Technology

- 3-D die stacking
- Optical inter/intra socket networking
- End of Moore's Law
- Processor-in-Memory (PIM)

Fundamental Concepts


- Innovative execution models
- Dynamic adaptive resource management
- Message-driven computation
- Multi-threading

Accomplishments

- Billion-way parallelism
- Energy <20pJ/op
- Runtime system software



3D die



End of Moore's Law


Quantum

Enabling Technology


- Cryogenics
- Josephson Junctions
- Graphene and NCT

Fundamental Concepts

- Quantum Mechanics
- Accomplishments
 - A few qubits
 - Adiabatic switching
 - Algorithms
 - Witnessing entanglement



IBM quantum computer



IBM quantum computer in cryostat

Future of HPC (according to Jack)

1. Al Becoming Central in HPC

All is rapidly reshaping scientific research, moving from a purely computational tool to a powerful method for generating approximations that are then refined with traditional simulations.

2. Multi-Accelerator Architectures

Supercomputing centers now rely heavily on GPUs, but the future may introduce even more specialized accelerators: quantum units, neuromorphic chips (brain-inspired architectures), and optical computing, performing operations at near-light speed.

3. Quantum Computing "Winter"

While the quantum realm is fascinating, current systems remain rudimentary. Quantum computers deliver probability distributions rather than clear-cut answers, requiring many runs and offering potential, not certainty.

4. Geopolitical-Driven Innovation

Fabrication remains a critical dependency: while U.S. designs often use Taiwan Semiconductor Manufacturing Company (TSMC), Chinese systems are said to be produced domestically—though potentially still relying on Taiwan.

5. Al-Assisted Programming

All is making software development more accessible: developers can prompt All to draft code, then optimize it—perhaps even using natural language alone in the future.

Source: How Supercomputing Will Evolve, According to Jack Dongarra by Gianluca Dotti at WIRED Italia

SUPERFORECASTING

How Supercomputing Will Evolve, According to Jack Dongarra

WIRED talked with one of the most influential voices in computer science about the potential for AI and quantum to supercharge supercomputers.


GIANLUCA DOTTI AT WIRED ITALIA 88.85.25 85:88 AM



Jack Dongarra in Lindau in July 2025. PHOTOGRAPH: PATRICK KUNKEL/LINDAU NOBEL LAUREATE MEETINGS

HIGH-PERFORMANCE SUPERCOMPUTING—ONCE THE exclusive domain of scientific research—is now a strategic resource for training increasingly complex artificial intelligence models. This convergence of AI and HPC is redefining not only these technologies, but also the ways in which knowledge is produced, and takes a strategic position in the global landscape.

To discuss how HPC is evolving, in July WIRED caught up with Jack Dongarra, a US computer scientist who has been a key contributor to the development of HPC software over the past four decades—so much so that in 2021 he earned the prestigious Turing Award. The meeting took place at the 74th Nobel Laureate Meeting in Lindau, Germany, which brought together dozens of Nobel laureates as well as more than 600 emerging scientists from around the world.



AUROra Specifications

Compute

21,248 CPUs

63,744 GPUs

10,624 Nodes

Fabric

Peak Injection Bandwidth

2.12 PB/s Peak Bisection Bandwidth

0.69 PB/s



Dragonfly Topology

Memory

10.9PB

DDR Capacity

1.36PB

HBM CPU Capacity

8.16PB

•

HBM GPU Capacity

5.95PB/s

30.5PB/s

208.9PB/s

Peak DDR BW

Peak HBM BW CPU

Peak HBM BW GPU

Storage

230PB

DAOS Capacity

31TB/s

DAOS Bandwidth

1024

DAOS Node#

ALCF AI Testbed

Cutting-edge AI accelerators for science











GrogRack Inference

System Size: 72 Accelerators (9 nodes x 8 Accelerators per node)

Compute Units per Accelerator: 5120 vector ALUs

Performance of a single accelerator (TFlops): >188 (FP16) >750 (INT8)

Software Stack Support: GroqWare SDK, ONNX

Interconnect: RealScale TM

Cerebras CS-2 (Available for Allocation Requests)

Cerebras CS-2 Wafer-Scale Cluster WSE-2

System Size: 2 Nodes (each with a Wafer scale engine) including Memory-X and Swarm-X

Compute Units per Accelerator: 850.000 Cores

Performance of a single accelerator (TFlops): >5780 (FP16)

Software Stack Support: Cerebras SDK, Tensorflow, Pytorch

Interconnect: Ethernet-based

SambaNova Dataflow (Available for Allocation Requests)

SambaNova DataScale SN30

System Size: 64 Accelerators (8 nodes and 8 accelerators per node)

Compute Units per Accelerator: 1280 Programmable compute units

Performance of a single accelerator (TFlops): >660 (BF16)

Software Stack Support: SambaFlow, Pytorch

Interconnect: Ethernet-based

Graphcore Bow Pod64 (Available for Allocation Requests)

Graphcore Intelligent Processing Unit (IPU)

System Size: 64 Accelerators (4 nodes x 16 Accelerators per node)

Compute Units per Accelerator: 1472 independent processing units

Performance of a single accelerator (TFlops): >250 (FP16)

Software Stack Support: PopArt, Tensorflow, Pytorch, ONNX

Interconnect: IPU Link

Habana Gaudi-1

Habana Gaudi Tensor Processing Cores

System Size: 16 Accelerators (2 nodes x 8 Accelerators per node)

Compute Units per Accelerator: 8
TPC + GEMM engine

Performance of a single accelerator (TFlops): >150 (FP16)

Software Stack Support: Synapse AI, TensorFlow and PyTorch

Interconnect: Ethernet-based

Community Data Sharing with Eagle


- A global filesystem deployed to bring larger and more capable production-level file sharing to facility users
- A space for broader distribution of reassembled data acquired from various experiments
 - Data originating at the ALCF
 - Greater scientific community
- Science community can access uploaded data, and ALCF users are able to directly access the data for analysis
- Designed to foster experimentation
 - Analysts are able to write new algorithms to attempt analyses that have never been performed


- HPE ClusterStor E1000
- 100 petabytes of usable capacity
- 8,480 disk drives
- Lustre filesystem
- 160 Object Storage Targets
- 40 Metadata Targets
- HDR InfiniBand network
- 650 GB/s rate on data transfers




Application to Brain Blood Flow

- Multi-scale modeling of arterial blood flow can shed light on the interaction between events happening at micro and mesoscales (adhesion of red blood cells to the arterial wall, clot formation) and at macro-scales (change in flow patterns due to the clot)
- Coupled numerical simulations of such multiscale flow require state-of-the-art computers and algorithms, along with techniques for multi-scale visualizations
- Computer-aided design represents a huge speedup over traditional experiments





Red Blood Cell Animation




Computing the Dark Universe


- Understanding the nature of dark energy and dark matter is the foremost challenge in cosmology today.
- Simulations on Mira allow cosmologists to make theoretical predictions that can be tested against data gathered using powerful telescopes and space probes.
- HACC (Hardware/Hybrid Accelerated Cosmology Code)
 represents new generation of code: built from
 scratch, very efficient to port between
 systems, gets more "science per core."



Probing the Cosmic Structure of the Dark Universe




Integrated Research Infrastructure




Argonne National Laboratory's **Nexus** Effort (https://www.anl.gov/nexus-connect)

Experiments Integrating Research Infrastructure




Putting the Research Infrastructure Together (Nexus)

One-time configuration per beamline



Automated workflow during experiments



No Human in the Loop Experiment

